
Rev.2.10 Apr 14, 2006 page 187 of 378
REJ09B0124-0210
M16C/6N Group (M16C/6NK, M16C/6NM) 15. Serial Interface
15.1.4.1 Clock Phase Setting Function
One of four combinations of transfer clock phases and polarities can be selected using the CKPH bit in
the UiSMR3 register and the CKPOL bit in the UiC0 register.
Make sure the transfer clock polarity and phase are the same for the master and salves to be communicated.
Figure 15.28 shows the Transmission and Reception Timing in Master Mode (internal clock).
Figure 15.29 shows the Transmission and Reception Timing (CKPH = 0) in Slave Mode (external clock).
Figure 15.30 shows the Transmission and Reception Timing (CKPH = 1) in Slave Mode (external clock).
D0 D1 D2 D3 D4 D6 D7D5
"H"
"L"
"H"
"L"
"H"
"L"
"H"
"L"
"H"
"L"
Clock output
(CKPOL = 0, CKPH = 0)
Clock output
(CKPOL = 1, CKPH = 0)
Clock output
(CKPOL = 0, CKPH = 1)
Clock output
(CKPOL = 1, CKPH = 1)
Data output timing
Data input timing
Figure 15.28 Transmission and Reception Timing in Master Mode (Internal Clock)
Kommentare zu diesen Handbüchern