
30
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
3822 Group
MITSUBISHI MICROCOMPUTERS
(2) Asynchronous Serial I/O (UART) Mode
Clock asynchronous serial I/O mode (UART) can be selected by
clearing the serial I/O mode selection bit of the serial I/O control
register to “0”.
Eight serial data transfer formats can be selected, and the transfer
formats used by a transmitter and receiver must be identical.
The transmit and receive shift registers each have a buffer regis-
ter, but the two buffers have the same address in memory. Since
the shift register cannot be written to or read from directly, transmit
data is written to the transmit buffer, and receive data is read from
the receive buffer.
The transmit buffer can also hold the next data to be transmitted,
and the receive buffer register can hold a character while the next
character is being received.
Fig. 27 Block diagram of UART serial I/O
Fig. 28 Operation of UART serial I/O function
I
N
1/4
1
/
1
6
1/16
ata
us
R
e
c
e
i
v
e
b
u
f
f
e
r
r
e
g
i
s
t
e
r
r
e
s
s
0
0
1
8
1
6
ece
ve s
t reg
ster
ece
ve
u
er
u
ag
ece
ve
nterrupt request
au
rate generato
r
e
q
u
e
n
c
y
v
s
o
n
r
a
t
o
1
/
n
+
1
ress 001
16
S
T
/
S
P
/
P
A
g
e
n
e
r
a
t
o
r
Transmit buffer register
a
t
a
u
s
ransm
t s
t reg
ster
r
e
s
s
0
0
1
8
1
6
ransm
t s
t reg
ster s
t comp
et
on
ag
ransm
t
u
er empty
ag
ransm
t
nterrupt request
ress 0019
16
e
t
e
c
t
o
r
e
t
e
c
t
o
r
contro
reg
ster
ress 001
16
a
r
a
c
t
e
r
e
n
g
t
s
e
e
c
t
o
n
t
r
e
s
s
0
0
1
1
6
count source se
ect
on
ransm
t
nterrupt source se
ect
on
e
r
a
/
s
y
n
c
r
o
n
o
u
s
c
o
c
s
e
e
c
t
o
n
t
oc
contro
c
rcu
t
aracter
engt
se
ect
on
t
7 bits
8
b
i
t
s
Serial I/O control register
4
6
/
C
L
K
er
a
/
status reg
ster
4
4
/
X
4
5
/
X
C
I
N
n
o
w
-
s
p
e
e
m
o
e
=
0
T
B
E
=
1
=
0
=
0
=
0
=
1
=1
0
1
1
=1
TSC=1
✽
0
1
0
1
ransm
t
u
er wr
te s
gna
✽
Generated at 2nd bit in 2-stop-bit mode
1
s
t
a
r
t
t
7
o
r
8
d
a
t
a
b
i
t
s
1
o
r
0
p
a
r
i
t
y
b
i
t
1
o
r
2
s
t
o
p
b
i
t
(
s
)
1
:
r
r
o
r
a
g
e
t
e
c
t
o
n
o
c
c
u
r
s
a
t
t
e
s
a
m
e
t
m
e
t
a
t
t
e
a
g
e
c
o
m
e
s
“
1
”
a
t
1
s
t
s
t
o
p
t
,
u
r
n
g
r
e
c
e
p
t
o
n
.
2
: T
h
e
t
r
a
n
s
m
i
t
i
n
t
e
r
r
u
p
t
(
T
I
)
c
a
n
b
e
s
e
l
e
c
t
e
d
t
o
o
c
c
u
r
w
h
e
n
e
i
t
h
e
r
t
h
e
T
B
E
o
r
T
S
C
f
l
a
g
b
e
c
o
m
e
s
“
1
”
b
y
t
h
e
s
e
t
t
i
n
g
o
f
t
h
e
t
r
a
n
s
m
i
t
i
n
t
e
r
r
u
p
t
s
o
u
r
c
e
s
e
l
e
c
t
i
o
n
b
i
t
(
T
I
C
)
o
f
t
h
e
s
e
r
i
a
l
I
/
O
c
o
n
t
r
o
l
r
e
g
i
s
t
e
r
.
3
: T
h
e
r
e
c
e
i
v
e
i
n
t
e
r
r
u
p
t
(
R
I
)
i
s
s
e
t
w
h
e
n
t
h
e
R
B
F
f
l
a
g
b
e
c
o
m
e
s
“
1
”
.
4
: A
f
t
e
r
d
a
t
a
i
s
w
r
i
t
t
e
n
t
o
t
h
e
t
r
a
n
s
m
i
t
b
u
f
f
e
r
r
e
g
i
s
t
e
r
w
h
e
n
T
S
C
=
1
,
0
.
5
t
o
1
.
5
c
y
c
l
e
s
o
f
t
h
e
d
a
t
a
s
h
i
f
t
c
y
c
l
e
i
s
n
e
c
e
s
s
a
r
y
u
n
t
i
l
c
h
a
n
g
i
n
g
t
o
T
S
C
=
0
.
o
t
e
s
e
r
a
o
u
t
p
u
t
X
e
r
a
n
p
u
t
X
e
c
e
v
e
u
e
r
r
e
a
s
g
n
a
r
a
n
s
m
t
o
r
r
e
c
e
v
e
c
o
c
Kommentare zu diesen Handbüchern