Renesas M16C FAMILY Bedienungsanleitung Seite 11

  • Herunterladen
  • Zu meinen Handbüchern hinzufügen
  • Drucken
  • Seite
    / 46
  • Inhaltsverzeichnis
  • LESEZEICHEN
  • Bewertet. / 5. Basierend auf Kundenbewertungen
Seitenansicht 10
Conventional
MCU
Conventional MCU-based circuit board
Control signal
lines protected
with noise filters
and capacitors
Power supply
ferrite beads placed
on the VCC pin
M16C-based circuit board
Capacitors
and resistors
unnecessary
REASON #5: QUIET
Peripheral buffer power supply
Internal logic power supply
A
nalog circuit power supply
Noise
Vcc
GND
Absorbed as
common-mode noise
Parasitic capacitor
Wiring inductance
M16C
Noise Filter
Noise Filter
Noise Filter
External to
the chip
Internal
Input Port
Clamp
diode
Clamp diode
Clamp diode
Top Reasons to Select the M16C Platform
9
Excellent EMI and EMS Performance
The M16C family of MCUs incorporates various design techniques that help minimize EMI and EMS effects. Innovative
layout schemes and built-in
components make the M16C
robust and can significantly
reduce the total system cost
by eliminating external filter
circuits (e.g., decoupling
capacitors) typically needed
by conventional MCUs.
Low Noise Emissions
M16C MCU devices are designed to minimize switching noise, improving EMI performance.
The clock driving circuit can be configured for high- or low-level drive according to the system crystal.
Internal oscillators also help reduce
the overall noise emission. Port-
output buffers have been tuned to
drive at the appropriate voltage
levels and switching timing is
controlled to minimize current
spiking.
Comparison of Noise Emissions (Field Probe Test)
M16C/62P
Supply voltage: 5V
Oscillation frequency:
24MHz (PLL)
Conventional MCU
Supply voltage: 5V
Oscillation frequency:
20MHz (PLL)
High Immunity to Noise
All input pins include Schmitt trigger, RC circuits
and clamp diodes, providing analog filtering and
protection for all external signals. For functions
such as input capture, additional digital filters are
implemented.
Innovative Chip Layout
Reduces Noise
Location of Vcc and Vss pins is optimized for best
effect of bypass capacitor. Internal parasitic
capacitors provide further protection against noise.
Layout of MCUs supply planes is isolated to reduce
noise propagation.
Seitenansicht 10
1 2 ... 6 7 8 9 10 11 12 13 14 15 16 ... 45 46

Kommentare zu diesen Handbüchern

Keine Kommentare