Renesas H8S/2655 Series Spezifikationen PDF herunterladen (Seite 35)

PE7/D7

PE6/D6

PE5/D5

PE4/D4

PE3/D3

PE2/D2

PE1/D1

PE0/D0

Internal data bus

PD7/D15

PD6/D14

PD5/D13

PD4/D12

PD3/D11

PD2/D10

PD1/D9

PD0/D8

CVCC

VCC

VSS

VSS

PA3/A19/SCK2

PA2/A18/RxD2

PA1/A17/TxD2

PA0/A16

PB7/A15/TIOCB5

PB6/A14/TIOCA5

PB5/A13/TIOCB4

PB4/A12/TIOCA4

PB3/ A11/TIOCD3

PB2/A10/TIOCC3

PB1/A9/TIOCB3

PB0/A8/TIOCA3

PC7/A7

PC6/A6

PC5/A5

PC4/A4

PC3/A3

PC2/A2

PC1/A1

PC0/A0

P36

P35/SCK1/SCL0/IRQ5

P34/RxD1/SDA0

P33/TxD1/SCL1

P32/SCK0/SDA1/IRQ4

P31/RxD0

P30/TxD0

P97/DA1

P96/DA0

P47/AN7

P46/AN6

P45/AN5

P44/AN4

P43/AN3

P42/AN2

P41/AN1

P40/AN0

Vref

AVCC

AVSS

P10/TIOCA0/A20

P11/TIOCB0/A21

P12/TIOCC0/TCLKA/A22

P13/TIOCD0/TCLKB/A23

P14/TIOCA1/IRQ0

P15/TIOCB1/TCLKC

P16/TIOCA2/IRQ1

P17/TIOCB2/TCLKD

P70/TMRI01/TMCI01/CS4

P71/TMRI23/TMCI23/CS5

P72/TMO0/CS6

P73/TMO1/CS7

P74/TMO2/MRES

P75/TMO3/SCK3

P76/RxD3

P77/TxD3

PG4/CS0

PG3/CS1

PG2/CS2

PG1/CS3/IRQ7

PG0/IRQ6

PF7/ø

PF6/AS

PF5/RD

PF4/HWR

PF3/LWR/ADTRG/IRQ3

PF2/WAIT

PF1/BACK/BUZZ

PF0/BREQ/IRQ2

PC break controller

(2 channels)

ROM

RAM

TPU (6 channels)

MD2

MD1

MD0

EXTAL

XTAL

OSC1

OSC2

STBY

RES

NMI

FWE

H8S/2000 CPU

DTC

Interrupt controller

Internal address bus

SCI (4 channels)

D/A converter (2 channels)

8-bit timer (4 channels)

A/D converter (8 channels)

WDT0

I

2

C bus interface

[option]

Peripheral data bus

Peripheral address bus

Subclock

clock pulse

generator

System

clock pulse

generator

Bus controller

WDT1

(subclock

operation)

Port G Port F

Port APort BPort CPort 3Port 9

Port 4Port 1 Port 7

Port D Port E

33

PE7/D7

PE6/D6

PE5/D5

PE4/D4

PE3/D3

PE2/D2

PE1/D1

PE0/D0

Internal data bus

Peripheral data bus

Peripheral address bus

PD7/D15

PD6/D14

PD5/D13

PD4/D12

PD3/D11

PD2/D10

PD1/D9

PD0/D8

Port D

VCC

VCC

VSS

VSS

PA3/A19/SCK2

PA2/A18/RxD2

PA1/A17/TxD2

PA0/A16

PB7/A15/TIOCB5

PB6/A14/TIOCA5

PB5/A13/TIOCB4

PB4/A12/TIOCA4

PB3/ A11/TIOCD3

PB2/A10/TIOCC3

PB1/A9/TIOCB3

PB0/A8/TIOCA3

PC7/A7

PC6/A6

PC5/A5

PC4/A4

PC3/A3

PC2/A2

PC1/A1

PC0/A0

P36

P35/SCK1/IRQ5

P34/RxD1

P33/TxD1

P32/SCK0/IRQ4

P31/RxD0

P30/TxD0

P97/DA1

P96/DA0

P47/AN7

P46/AN6

P45/AN5

P44/AN4

P43/AN3

P42/AN2

P41/AN1

P40/AN0

Vref

AVCC

AVSS

P10/TIOCA0/A20

P11/TIOCB0/A21

P12/TIOCC0/TCLKA/A22

P13/TIOCD0/TCLKB/A23

P14/TIOCA1/IRQ0

P15/TIOCB1/TCLKC

P16/TIOCA2/IRQ1

P17/TIOCB2/TCLKD

P70/TMRI01/TMCI01/CS4

P71/CS5

P72/TMO0/CS6

P73/TMO1/CS7

P74/MRES

P75/SCK3

P76/RxD3

P77/TxD3

PG4/CS0

PG3/CS1

PG2/CS2

PG1/CS3/IRQ7

PG0/IRQ6

PF7/ø

PF6/AS

PF5/RD

PF4/HWR

PF3/LWR/ADTRG/IRQ3

PF2/WAIT

PF1/BACK/BUZZ

PF0/BREQ/IRQ2

PC break controller

(2 channels)

ROM

RAM

TPU (6 channels)

SCI (4 channels)

D/A converter (2 channels)

8-bit timer (2 channels)

A/D converter (8 channels)

MD2

MD1

MD0

EXTAL

XTAL

OSC1

OSC2

STBY

RES

NMI

FWE

H8S/2000 CPU

DTC

WDT0

WDT1

(subclock

operation)

Interrupt controller

Port E

Port 4Port 1 Port 7

Internal address bus

Subclock

clock pulse

generator

System

clock pulse

generator

Port APort B

Bus controller

Port CPort 3Port 9

Port G Port F

H8S/2237

Super low power, low voltage H8S

with large RAM

■ power consumption as low as

14mA (typ.) at 3V/10MHz

■ excellent power management,

incl. 32KHz subclock

■ large RAM to avoid using

external busses

■ 4 USART (SCI), supporting a

subset of ISO7816-3

■ pin compatible low cost variant

H8S/222x

■ mask derivatives available down

to 2.2V operation

H8S/2238

3rd Generation 256K Flash, 16K

RAM, low power H8S

■ nearly pin compatible with

H8S/2237 series

■ advanced on-chip power supply

for 3 to 5V operation

■ very low power consumption and

excellent power management

■ large RAM to avoid using

external busses

■ low cost mask derivatives

(H8S/222x), available in 2.2V

1 2 ... 30 31 32 33 34 35 36 37 38 39 40 ... 51 52

Kommentare zu diesen Handbüchern

Keine Kommentare