
44
R01DS0148EJ0102
Data Sheet
Chapter 7 Peripherals specification
Table 7-5 Fast mode
Notes 1. P: Stop condition
Notes 1. S: Start condition
Notes 1. Sr: Restart condition
Parameter Symbol Condition
Ratings
Unit
Min Typ Max
SCL clock period fCLK 0 - 400 kHz
Bus free time (between stop condition
and start condition)
tBUF 1.3 - - µs
Start/Restart Hold time (New clock
pulse
is generated after this hold time as a
master.)
tHD:STA 0.6 - - µs
SCL clock low state hold time tLOW 1.3 - - µs
SCL clock high state hold time tHIGH 0.6 - - µs
Setup time for start/restart condition tSU:STA 0.6 - - µs
Data hold time tHD:DAT IIC bus 0 - 0.9 µs
Data setup time tSU:DAT 100 - - ns
Rising transition time of SDA or SCL tR 20+0.1Cb - 300 ns
Falling transition time of SDA or SCL tF 20+0.1Cb - 300 ns
Setup time of stop condition tSU:STO 0.6 - - µs
Noise elimination width tSP 0 - 50 ns
Bus capacitance Cb - - 400 pF
6&/
3
W
68 67$
W
+' 67$
W
/2:
W
+, *+
W
%8)
6'$
W
63
W
5
W
+' '$7
W
)
W
68 '$7
6
W
+' 67$
6U 3
W
68 672
Kommentare zu diesen Handbüchern