
48
R01DS0139ED0100
Data Sheet
Chapter 7 Peripherals specification
(3) Timing diagrams
SCKO / SI / SO
CSIG (CSIGnCTL1 : CSIGnCKR/ CSIGnCFG0 :CHIGnDAP0 = 0/0 or 1/1)
CSIH (CSIHnCFGm:CSIHnCKPm/ CSIHnCFGm: CHIHnDAPm= 0/0 or 1/1)
CSIG (CSIGnCTL1 : CSIGnCKR/ CSIGnCFG0 :CHIGnDAP0 = 1/0 or 0/1)
CSIH (CSIHnCFGm:CSIHnCKPm/ CSIHnCFGm: CHIHnDAPm= 1/0 or 0/1)
t
KCYGn
t
CYSGn
tKWLSGn
tKWLSHn
Clock
CSIGnSC
CSIGnSI
CSIGnSO
tKCYHn
t
CYSHn
tKWHSGn
tKWHSHn
tDSOSGn
tDSOSHn
tHSISGn
tHSISHn
tSS IS Gn
tSS IS Hn
CSIHnSC
CSIHnSO
CSIHnSI
t
KCYGn
t
CYSGn
tKWHSGn
tKWHSHn
Clock
CSIGnSC
CSIGnSI
CSIGnSO
tKCYHn
t
CYSHn
tKWLSGn
tKWLSHn
t
SO
Gn
t
SO
Hn
tHSISGn
tHSISHn
tSS IS Gn
tSS IS Hn
CSIHnSC
CSIHnSO
CSIHnSI
Kommentare zu diesen Handbüchern