Renesas R8C/15 Technical Information PDF herunterladen (Seite 6)

Rev.2.00 Jan 30, 2006 Page 4 of 37

REJ03B0102-0200

R8C/14 Group, R8C/15 Group 1. Overview

1.3 Block Diagram

Figure 1.1 shows a Block Diagram.

Figure 1.1 Block Diagram

R8C/Tiny Series CPU Core

8

4

1 2

Timer

Timer X (8 bits)

Timer Z (8 bits)

Timer C (16 bits)

A/D Converter

(10 bits

× 4 channels)

System Clock Generator

XIN-XOUT

High-Speed On-Chip

Oscillator

Low-Speed On-Chip

Oscillator

UART or

Clock Synchronous Serial I/O

(8 bits

× 1 channel)

Memory

Watchdog Timer

(15 bits)

ROM

(1)

RAM

(2)

Multiplier

R0H R0L

R1H

R2

R3

R1L

A0

A1

FB

SB

USP

ISP

INTB

PC

FLG

I/O port Port P1

Port P3 Port P4

NOTES:

1. ROM size depends on MCU type.

2. RAM size depends on MCU type.

Chip-Select Clock

Synchronous Serial I/O

(8 bits

× 1 channel)

Peripheral Function

1 2 3 4 5 6 7 8 9 10 11 ... 41 42

Kommentare zu diesen Handbüchern

Keine Kommentare