Renesas M3062PT2-EPB Bedienungsanleitung Seite 77

  • Herunterladen
  • Zu meinen Handbüchern hinzufügen
  • Drucken
  • Seite
    / 104
  • Inhaltsverzeichnis
  • FEHLERBEHEBUNG
  • LESEZEICHEN
  • Bewertet. / 5. Basierend auf Kundenbewertungen
Seitenansicht 76
M3062PT2-EPB User’s Manual 4. Hardware Specifications
R20UT0211EJ0300 Aug 16, 2012 Page 77 of 104
Rev.3.00
(3) Timing Requirements
Tables 4.4 and Figure 4.3 list the timing requirements in memory expansion mode and microprocessor mode..
Table 4.4 Timing requirements
Actual MCU
[ns]
This product
[ns]
Symbol Item
Min. Max. Min. Max.
tsu(DB-RD) Data input setup time 40 55
tsu(RDY-BCLK) RDY# input setup time 30 45
tsu(HOLD-BCLK) HOLD# input setup time 40 55
th(RD-DB) Data input hold time 0 See left
th(BCLK-RDY) RDY# input hold time 0 See left
th(BCLK-HOLD) HOLD# input hold time 0 See left
td(BCLK-HLDA) HLDA# output delay time 40 See left
Figure 4.3 Timing requirements
* Compared with an actual MCU, this product enters high-impedance state after a 0.5 cycle delay.
Hi -Z
BCLK
HOLD input
HLDA output
P0,P1,P2,P3,P4,
P5
0 - P5 2
tsu(HOLD-BCLK)
td(BCLK-HLDA)
td(BCLK-HLDA)
th(BCLK-HOLD)
Hi -Z
BCLK
HOLD
HLDA
P0,P1,P2,P3,P4,
P5
0 - P5 2
tsu(HOLD-BCLK)
td(BCLK-HLDA)
td(BCLK-HLDA)
th(BCLK-HOLD)
Common to “with wait” and “no wait” (actual MCU)
Common to “with wait” and “no wait” (this product)
input
output
Seitenansicht 76
1 2 ... 72 73 74 75 76 77 78 79 80 81 82 ... 103 104

Kommentare zu diesen Handbüchern

Keine Kommentare