
7534 Group
Rev.3.00 Oct 23, 2006 page 31 of 53
REJ03B0099-0300
Serial I/O2 operation
By writing to the serial I/O2 register(address 003116) the serial I/O2
counter is set to “7”.
After writing, the S
DATA pin outputs data every time the transfer clock
shifts from a high to a low level. And, as the transfer clock shifts from
a low to a high, the S
DATA pin reads data, and at the same time the
contents of the serial I/O2 register are shifted by 1 bit.
When the internal clock is selected as the transfer clock source, the
following operations execute as the transfer clock counts up to 8.
• Serial I/O2 counter is cleared to “0”.
• Transfer clock stops at an “H” level.
• Interrupt request bit is set.
• Shift completion flag is set.
Also, the SDATA pin is in a high impedance state after the data trans-
fer is complete. Refer to Figure 34.
When the external clock is selected as the transfer clock source, the
interrupt request bit is set as the transfer clock counts up to 8, but
external control of the clock is required since it does not stop. Notice
that the SDATA pin is not in a high impedance state on the completion
of data transfer.
Fig. 34 Serial I/O2 timing (LSB first)
D
0
Note : When the internal clock is selected as the transfer and the direction register of P1
3
/S
DATA
pin is set to the input mode,
Synchronous clock
Serial I/O2 register
write signal
Transfer clock
(Note)
S
DATA
at serial I/O2
input receive
S
DATA
at serial I/O2
output transmit
Serial I/O2 interrupt request bit set
D
1
D
2
D
3
D
4
D
5
D
6
D
7
the S
DATA
pin is in a high impedance state after the data transfer is completed.
Kommentare zu diesen Handbüchern