Renesas PCA7400 Bedienungsanleitung Seite 30

  • Herunterladen
  • Zu meinen Handbüchern hinzufügen
  • Drucken
  • Seite
    / 98
  • Inhaltsverzeichnis
  • LESEZEICHEN
  • Bewertet. / 5. Basierend auf Kundenbewertungen
Seitenansicht 29
MITSUBISHI MICROCOMPUTERS
M37271MF-XXXSP
M37271EF-XXXSP, M37271EFSP
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER
and ON-SCREEN DISPLAY CONTROLLER
29
DATA SLICER
The M37271MF-XXXSP includes the data slicer function for the
closed caption decoder (referred to as the CCD). This function takes
out the caption data superimposed in the vertical blanking interval of
a composite video signal. A composite video signal which makes
the sync chip’s polarity negative is input to the CVIN pin.
When the data slicer function is not used, the data slicer circuit can
be cut off by setting bit 0 of the data slicer control register 1 (address
00EA16) to “0.” Also, the timing signal generating circuit can be cut
off by setting bit 0 of data slicer control register 2 (address 00EB16)
to “0.” These settings can realize the low-power dissipation.
Fig. 22. Data slicer block diagram
100
0000101
Composite
video
signal
Hundred of kiloohms
to 1 M
Sync pulse counter
register
(address 020F
16
)
Clock run-in register 2
(address 00E7
16
)
Data slicer control register 2
(address 00EB
16
)
Data slicer control register 1
(address 00EA
16
)
Window register
(address 00E2
16
)
Clock run-in register 1
(address 00E6
16
)
Caption position register
(address 00E0
16
)
Start bit position register
(address 00E1
16
)
Clock run-in detect register 1
(address 00E8
16
)
Clock run-in detect register 2
(address 00E9
16
)
Interrupt request
generating circuit
Data slicer
interrupt
request
Synchronizing
signal counter
Synchronizing
separation
circuit
Sync slice
circuit
Clamping
circuit
Low-pass
filter
Timing signal
generating
circuit
Clock run-in
determination
circuit
Data slice line
specification
circuit
Start bit detecting
circuit
Data clock
generating circuit
16-bit shift register
Data register 1
(address 00E4
16)
Data register 2
(address 00E5
16)
Sync slice
register 3
(address
00E3
16
)
Data bus
Comparator
01 0111
00
0
000
00
0
10
1
0.1µF
470
560 pF
CV
IN
1µF
1 k
200 pF
15 k
H
SYNC
HLF RVCO
+
Reference
voltage
generating
circuit
V
HOLD
1000 pF
high-order low-order
Data slicer ON/OFF
Data register 4
(address 00ED
16)
Data register 3
(address 00EC
16)
Data slicer control
register 3
(address 0210
16)
Clock run-in detect
register 3
(address 0208
16)
Clock run-in
register 3
(address 0209
16)
External circuit
Note: Make the length of wiring which is
connected to V
HOLD, HLF, RVCO
and CV
IN pin as short as possible
so that a leakage current may
not be generated when mounting
a resistor or a capacitor on each
pin.
Seitenansicht 29
1 2 ... 25 26 27 28 29 30 31 32 33 34 35 ... 97 98

Kommentare zu diesen Handbüchern

Keine Kommentare